

FIG. 1




FIG. 2




FIG. 3A




FIG. 3B

FIG. 3C




FIG. 4




FIG. 5A

Instruction map A (corresponding to oscillation clock cycle)





FIG. 5B

Instruction map B (corresponding to oscillation clock cycle divided by two)



MC1: 0011 1000 0011
Extension code for oscillation clock cycle Operand
Operand code Operation code

MC2: 0101 1000 0011
Extension code for oscillation clock cycle divided by two Operand
Operand code Operation code

FIG. 6A




FIG. 6B

Machine code (in nibbles)

Instruction	1	2	3	4	5
① ADD D0,D1	(0011)0011 0001	3-nibble 2-cycle instruction			*D0.D1:Data register (0011) Extension code for oscillation clock cycle
③ SUB imm8,D1	(0101)1010 0101	<#8...> 5-nibble 2-cycle instruction			(0101) Extension code for oscillation clock cycle divided by two
④ SUB D0,D3	(0101)1010 0011	3-nibble 2-cycle instruction			(0101) Extension code for oscillation clock cycle divided by two
⑥ ADD D2,D3	(0011)0011 0001	3-nibble 1-cycle instruction			(0011) Extension code for oscillation clock cycle divided by two
⑦ AND D2,D3	(0011)0111 1011	3-nibble 2-cycle instruction			(0011) Extension code for oscillation clock cycle

Set sysclk to oscillation clock cycle of oscin

FIG. 6C




FIG. 7A




FIG. 7B






FIG. 8A



set fast/set slow + preceding not-more-than-2-cycle instruction
 = add control bit to instruction code preceding set fast/set slow

set fast/set slow + preceding not-less-than-3-cycle instruction
 = add control bit to instruction code succeeding set fast/set slow



*0: Frequency control signal for setting sysclk to oscillation clock cycle of oscin
 *1: Frequency control signal for setting sysclk to oscillation clock cycle divided by two of oscin

A B C D E F G




FIG. 8C

FIG. 9A




FIG. 9B




FIG. 10




FIG. 11




FIG. 12A




FIG. 12B




FIG. 12C

